Abstract-In this paper, a de-embedding method is proposed for conducting accurate on-wafer device measurements in the gigahertz range. The method addresses issues of substrate coupling and contact effects and is therefore suitable for measurements with lossy technologies such as CMOS. The method assumes a probe-tip two-port calibration performed with well-known techniques and impedance substrates. By employing a physical interpretation of the test-fixture, the method alleviates a number of known problems with common de-embedding procedures. Four distinct mathematical steps are suggested to de-embed parasitics for the test-fixture to give an accurate measurement of the device under test. By introducing a simple compensation factor for in-fixture standard imperfections, the proposed method allows large devices to be measured with high accuracy. The applicability of the method is demonstrated with measurements up to 12 GHz.
D
EMANDS for low-cost, low-power, and small-sized hand-held terminals challenge RF-IC technologies to integrate as much of the RF transceiver as possible. The performance of integrated devices is updated at a very fast pace due to various on-going process innovations, e.g., downscaling of minimum transistor channel length. As compliance with yield-factors and performance specifications calls for accurate device models, it is critical that these models are updated at a similar pace. For application at microwave frequencies, device models are often based on device measurements performed on the chip with a probe station. On-wafer measurements are typically calibrated using a ceramic impedance standard substrate (ISS) that offers high-accuracy and low-loss standards for two-port calibration procedures such as SOLT, LRRM, and TRL. ISS calibration is sufficient in cases where substrate and interconnect losses of the chip containing the devices are comparable to those of the ISS. With recent interest in low-cost technologies such as RF CMOS with high substrate losses [1] , this no longer applies. When using a fair assumption that the ISS calibration establishes the calibration plane at the probe tips, additional de-embedding of substrate parasitics is needed. Note that other options-such as fabrication of an accurate on-wafer TRL kit as in [2] -are complicated by large process tolerances and forward coupling effects inherent to CMOS technology.
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One commonly used de-embedding approach is the three-step Cho and Burk de-embedding (CBD) method proposed in [3] with corrections in [4] . Although initially demonstrated with a relatively low-loss bipolar process, it is widely used in the RF CMOS community [2] , [5] . The approach is based on a test-fixture as shown in Fig. 1 . Note that the structure is laid out for ground-signal-ground (GSG) probes although the ground-signal (GS) configuration may be realized just as well. Although excellent for many processes, the CBD method has a number of important limitations when applied to CMOS technology. First, the considerable substrate coupling found in CMOS technology is not properly taken into account. One particular problem is the coupling between ground legs and signal legs which is considerable when using the dangling open standard [6] . Second, the method is only minded for small gaps, and RF CMOS devices tend to be very large due to low performance per area. For large gaps, the CBD method may in fact result in large over-estimation of device performance [2] . Finally, important probe-pad contact effects are not specifically considered by the method [4] . Due to these reasons, the CBD method can produce large errors when applied to CMOS technology.
This paper presents a novel de-embedding method that 1) accounts for the interaction between test-fixture and underlying substrate; 2) is accurate for gaps large enough to hold most relevant RF CMOS devices; and 3) compensates for the dangling open standard. With a chip-area consumption equal to that of the CBD method, the method allows a more comprehensive representation of fixture parasitics. Parameter extraction is conducted from simple two-port measurements. The method is based on a test-fixture and a set of in-fixture standards as shown in Fig. 1 . The basic structure offers some important advantages for CMOS technology. Mainly, the test-fixture has some identifiable parasitics that lend themselves toward simplified modeling and parameter extraction. Further, since the dominant parasitics are common for all standards, and therefore accounted for, the necessity of extremely accurate standards is relaxed. With CMOS device measurements, the applicability of the method is demonstrated up to 12 GHz.
II. TEST-FIXTURE MODEL
A representative impedance model of the test-fixture, derived from physical interpretation of the structure, is shown in Fig. 2(a) . The use of general impedances enables efficient parameter extraction from few measurements and in-fixture standards. The equivalent circuit topology, derived by symmetry considerations on the test-fixture, is shown in Fig. 2(b) . Note the underlying model assumption that the common ground terminals of the device under test (DUT) are connected to both ground legs. Also note that the impedance between G1 and G2 through cables and test-set is neglected in the setup. This is applicable as long as the G1-G2 strip is carefully laid out for low series impedance. This is a basic requirement for all two-port measurements. It is assumed that the two ground tips of a GSG probe share a common ground, although actual connection is made off-chip inside the coplanar waveguide probe.
Since the ISS calibration only accounts for the contact impedance between probe and gold metal pads on the ISS, represents the additional contact resistance caused by less-conductive aluminum metallization used in CMOS technology.
represents the coupling between signal pad and ground pads. This parasitic consists of direct fringing capacitance between pads and, most noticeable, the coupling through the semiconducting substrate via pad-substrate capacitance and substrate resistance. and denote the impedances from pad to DUT boundary. As these lines are typically on the order of 100-150 m to give a safe distance between probes, they offer considerable series impedance at gigahertz frequencies.
is the impedance of the dangling leg used to connect the DUT and surrounding substrate to ground. is used to denote the direct and substrate-carried coupling from the ground leg to the device input/output. As this coupling links the impedance into all measurements, the problems reported in [6] with the so-called dangling open structure are alleviated. Further, represents the direct and substrate-carried coupling from input to output. This impedance accounts for both the inner coupling between signal legs and the outer coupling from pads to pads. Representing the two mechanisms by one impedance is justified by the relatively small value of . For epitaxial processes where the pad-substrate capacitance is usually the main contributor to the substrate-carried coupling, a small performance improvement can be achieved by letting extend from pad to pad. This gives straight-forward changes to the four-step de-embedding (4SD) method presented in the following. First, the de-embedding method is presented assuming that parameters of Fig. 2(b) are known. Next, the extraction of parameters is derived from two-port measurement of the in-fixture standards.
III. FOUR-STEP DE-EMBEDDING PROCEDURE
Given all parameters of the test-fixture model in Fig. 2(b) , DUT parameters can be isolated. The procedure for doing this follows 4 steps as illustrated in Fig. 3 . During step 1, is de-embedded from the ISS-calibrated -parameter measurement of the test-fixture including DUT, denoted by (1) is de-embedded as
Step 2 is accomplished by converting the modified parameters, , into -parameters, . is de-embedded as
Step 3 includes the de-embedding of impedances and . The impedances are subtracted from -parameters as (4) To perform the fourth and final step, the de-embedded -parameters are converted back into corresponding -parameters. From this (5) Finally, the de-embedded -parameters, , of the DUT are available. These may be converted into -parameters if desired.
IV. PROCEDURE FOR PARAMETER EXTRACTION
When defining an approach for extracting the seven parameters of the test-fixture model in Fig. 2(b) , issues of sensitivity and consistency must be considered. Note from Fig. 2 that parameters and cannot be extracted directly from fixture measurements. Hence, it is suggested that two standards-a simple open and a simple short as shown in Fig. 1 -are created to extract these parameters. Note that these simple structures can be used to perform simple de-embedding on other circuits as well. To alleviate overestimation problems, the 4SD extraction procedure is based on a short standard which may be fabricated to higher accuracy than a thru standard for large fixture gaps [4] . Further, the use of an in-fixture thru standard introduces coupling effects to the dangling leg which are not representative for the actual test-fixture [7] . For best results, the layout guidelines in Table I should be followed. With consistent layout of the in-fixture standards, they are represented by the same parasitics as the test-fixture containing the DUT.
Dominating parasitics for considered in-fixture standards are shown in Fig. 4(a)-(d) . From measured -parameters of the simple short and simple open standards (often derived from measured -parameters), and are extracted for all measured frequencies as (6) (7) where " " and " " denote the simple short and simple open standards, respectively. The extraction of is accurate as it dominates in practice. For a proper ISS calibration that takes into account the self-inductance of the ISS standards, the simple short standard usually displays negligible inductive effect which makes real. The value depends heavily on the amount of skate and typically ranges from 0.1-2 with a moderate frequency dependence [7] . Very consistent probing is required to ensure repeatable results from touch-down to touch-down.
To extract the remaining parameters, the de-embedded -parameters of the test-fixture open and short standards are used. The equivalent model diagrams for the two standards are shown in Fig. 4 which is largely fulfilled when applying the guidelines of Table I . Quite large gaps may be realized without degrading the short standard accuracy provided that the dangling leg extends closely from input-lead to output-lead. For other cases, the parameter can be introduced to account for any nonzero length of the short standard. A simple method for estimating is to compare the number of squares of the short standard to the number of squares of the two leads and . Although questionable, this method gives quite accurate results in practice. Another observation made from the listed equations is that the terms and cannot be separated. Fortunately, (4) shows that only the sum of these parameters is considered by the de-embedding procedure.
Equations (8)- (13) constitute an over-determined system with only five unknowns. The only equations that include with a proper weight are those from the short standard. By averaging for higher accuracy 
To extract , both the open standard equations (8) and (9) and the short standard equation (12) may be used. Although the term is more dominant in (12), it is left unused since the coupling is not completely well-defined as the shorted line introduces additional effects. Hence, from (9) (18) It is possible to use the calculated impedance values directly or to convert these into lumped element equivalents as done in [3] . The former is applicable in most cases. Note that utilization of the short standard alleviates the over-compensation problems which may otherwise result from employing a thru standard. This fact and the introduction of the compensation factor make the 4SD method applicable to situations with large test-fixture gaps. The 4SD method can be used with asymmetrical test-fixtures provided that an additional short standard is fabricated. Provided that , a full short standard as used in [9] gives an accurate parameter extraction which is generally applicable to both symmetrical and asymmetrical test-fixtures with reduced die-area consumption.
V. RESULTS AND DISCUSSION
In a 0.5 m standard CMOS process with three metal layers, a set of test structures has been fabricated. The set, shown in Fig. 5 , comprises of the simple short, simple open, open, and short standards. Also a thru standard has been fabricated for compatibility with the CBD method. The structures are laid out for 150 m-pitch probes. Notice that the large m gap is large enough to hold all fabricated devices, including m NFET, m NFET, and a 2 pF double-poly capacitor. Although the set may be improved by the guidelines of Table I it serves to illustrate the full functionality of the 4SD method. Due to the narrow ground leg, the parameter is extracted to 0.34 by counting the number of squares. A guard ring has been placed to properly ground the silicon substrate surrounding the DUT.
With a vector network analyzer and a probe station, scattering parameters were measured from 45 MHz to 12 GHz. The setup was calibrated with a SOLT kit placed on an ISS. The measured parameters were then used to extract the test-fixture parameters. For comparison, also the CBD method from [3] and [4] has been applied. Due to process tolerances in CMOS technology, it is difficult to establish an accurate benchmark test to verify a given de-embedding method. Remeasurement of the in-fixture standards merely illustrates issues of repeatability. However, the nature of extracted test-fixture parasitics may be used as an indicator of performance. The 4SD and CBD methods have been compared in Fig. 6 where the input lead impedance is plotted for both methods. Both methods are compared to an accurate reference method that takes the distributed length of the thru line into account [4] . Although the reference method is limited to two-terminal devices it serves as a convenient reference for actual input series and contact effects. Note that the 4SD method complies well with the reference method while the CBD method gives a significant overestimation.
Further, the extracted impedance of the dangling fixture leg is plotted for both methods in Fig. 6 . From the test-fixture layout it is expected that the ratio of dangling leg impedance to input lead impedance is about 20%. The extracted ratio by the 4SD method is 23% while the CBD method predicts a ratio of 26%. Considering the more physically intuitive results of the 4SD method, this method is the most convincing.
To evaluate the use of the coefficient, the short standard has been remeasured. From simple hand-calculations on the layout, the input reflection can be estimated at low frequencies. From the CMOS design rules, the short dc resistance is estimated to 0.1 corresponding to dB. For the measurement, the 4SD method predicts a value near 0.04dB which implies that the simple method used to estimate is fairly accurate. This is also evident from results in Figs. 6 and 7.
Since the fabricated thru standard is not used with the 4SD method, it can be used as an estimator for the de-embedding accuracy. From the layout and sheet resistivity of the line, the low-frequency input reflection coefficient can be estimated to approximately dB. As shown in Fig. 8 (a) this complies well with both the 4SD method and the reference method. Over the complete frequency range, the CBD method over-estimates the performance. This is a natural consequence of the CBD method which specifically employs the thru standard to extract the testfixture parasitics.
Also a 2 pF capacitor has been measured in the test-fixture. Observe from Fig. 5 that extra input leads are used with this device. This illustrates a convenient feature of defining since this factor can be used to take this change into account. This makes the 4SD method scalable in a limited sense. With a new value of extracted from the layout, the 4SD capacitor response in Fig. 8(b) complies well with the reference method. The CBD method over-estimates the performance of the capacitor while a raw ISS measurement gives under-estimated results. This example further illustrates the need for accurate de-embedding in conjunction with ISS calibration for lossy technologies.
As for the CBD method, the full-scale 4SD method mostly targets three-terminal device measurements. To further evaluate the performance, measurements of two different minimum-length devices have been conducted. A convenient test for consistency is obtained through the basic assumption that the cutoff frequency is given by where is the total gate capacitance and is the small-signal transconductance [10] . Provided that 1) the terminal voltages are the same for devices of different width but same length and 2) the devices are biased in strong inversion, the cutoff frequency should be identical if test-fixture parasitics have been properly removed [7] . The two different NFET's have been measured with V, V, and V. The measured cutoff frequency is plotted versus the transistor width in Fig. 9 . The factor has been adjusted individually for the two transistors to account for input lead differences. Again, the estimates are based upon the drawn layout. The 4SD method displays better agreement with theory than does the CBD method. The impact of de-embedding is again clear from the results. Note that the 800 m NFET is large enough to render the impact of fixture parasitics small.
VI. CONCLUSIONS
In this paper, a four-step de-embedding approach has been proposed which is applicable to gHz on-wafer CMOS measurements. The procedure accurately predicts the series losses and coupling parasitics of a fabricated test-fixture suitable for two-port measurements on RF devices, e.g., transistors and capacitors. The approach requires two simple standards (open and short) and two in-fixture standards (open and short). Parasitics are extracted directly from two-port measurements. The method accurately supports large gaps required to measure typical RF CMOS devices. A simple parameter, , is introduced to account for the imperfections of the short standard when gaps become large. As demonstrated, this parameter may be estimated directly from the layout. For a good test-fixture layout, is smaller than 0.1 whereas it has negligible impact.
The 4SD method was compared to the widely used CBD method and performs better for gaps large enough to hold commonly used RF CMOS devices. Extracted parasitics agree with expected physical behavior and predictions from an accurate reference method. All measurements indicate that the 4SD method does not overestimate results. This is in spite of the shortcomings of the fabricated structures which do not fully comply with the specified layout guidelines. By following these guidelines, even better performance is possible. It has been demonstrated that the factor can be used to account for different input lead lengths without requiring additional in-fixture standards. Hence, this factor provides a certain degree of scalability which reduces the cost of characterizing differently sized devices.
The 4SD method has a higher numerical complexity than the conventional CBD method but its consumption of die area is the same. Hence, a more accurate representation of the test-fixture is made possible at the same cost. Compared to the CBD method, the required die area is smaller for assymetrical test-fixtures designed for . For this case, a complete two-port short standard can be used. By applying the 4SD method to other high performance fixtures, it has been found that the extraction method is very robust. It may therefore be applied to other technologies as well, e.g., SOI/SOS, but the performance advantage compared to conventional methods may be limited.
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